SnS/CdS heterojunction is a promising system for photovoltaic application. SnS thin films were thermally evaporated onto CdS/ITO coated glass substrates. The structure of the device was glass/ ITO/CdS/SnS/In/Ag and I-V curves of the fabricated devices were measured under dark and illuminated conditions, respectively. We discussed the relationship of the thickness and annealing temperature of CdS buffer layers with the performance of SnS/CdS heterojunctions. The optimum thickness and annealing temperature of the CdS buffer layers were 50 nm and 350˚C, respectively. The best device had a conversion efficiency of 0.0025%.
Introduction
Tin monosulfide (SnS) is one of the most promising solar cell absorber materials because it has appropriate electrical and optical properties and the constituent elements are non-toxic and cost-effective. SnS usually exhibits p-type conductivity and it is reported to have a direct bandgap of about 1.3 eV and an indirect bandgap of about 1.0 eV [1] [2] .
SnS thin films have been deposited by various methods such as thermal evaporation [3] , spray pyrolysis [4] , sulfurization [5] , chemical bath deposition [6] and electrochemical deposition [7] . CdS is the most common material for window layer of a heterojunction solar cell. H. Noguchi reported that the efficiency of a SnS/CdS solar cell was 0.29% [8] . K. T. R. Reddy [4] improved the conversion efficiency to 1.3%. ZnS/SnS [9] , ZnO/SnS [10] and SnS 2 /SnS [11] heterojunction solar cells were also reported but their efficiency was even lower than that of CdS/SnS heterojunction solar cells. The current efficiency of the SnS photovoltaic device is 2.46% [12] , which is far less than the theoretical maximum efficiency of 32% [13] . Further research is necessary to explore the reasons for the low performance, and improve the potential of SnS heterojunctions. In this work, we focused on the effects of thickness and annealing temperature of CdS buffer layers on the properties of SnS/CdS heterojunctions. The annealing conditions had much influence on the SnS phase constitution and electrical properties. The proper thickness of CdS buffer layer contributed to lower the reverse dark current and improve the open circuit voltage.
Experimental
ITO coated glass substrates were carefully cleaned in deionized water, acetone, ethanol and deionized water in sequence. For each step, the substrates were cleaned for 15 min in an ultrasonic bath. After a rinse with deionized water, the substrates were dried in a vacuum oven for 30 min.
For CdS buffer layer deposition, 10 ml of 0.002 M CdCl 2 , 10 ml of 0.02 M NH 3 Cl and 10 ml of 0.01 M (NH 2 ) 2 CS were prepared respectively in advance. Then the CdCl 2 and NH 3 Cl solutions were mixed and diluted by 70 ml deionized water. When the mixed solution was heated to 80˚C, the (NH 2 ) 2 CS solution was added into it and the pH value of the solution was adjusted to 11 by mixing ammonia. Finally, the CdS films were annealed at 350˚C in vacuum for 2 hours.
SnS thin films were deposited on the CdS layers by evaporating SnS powder (with 99.6% purity). The SnS source material was placed in the molybdenum boat and the substrate temperature was set at room temperature. The evaporation process was carried out in a vacuum coating unit at 10 −3 Pa pressure with a deposition rate of 4 Å/s. The thickness of the SnS films was about 1.5 µm. Indium and silver thin films were successively deposited onto the SnS layers by thermal evaporation as the back contact. The thicknesses of the indium and silver films were about 100 nm and 800 nm respectively. 8 solar cell samples were fabricated. The samples numbered 1-4 were with different CdS thicknesses, the ones numbered 5-8 were with different annealing temperatures. Figure  1 shows the section view of one sample.
A Philips X'Pert-MPD X-ray diffractometer (XRD) was used to identify the phases and structures of the SnS films. The optical transmittance and reflectance versus wavelength measurements were made using an Agilent CARY 5000 Scan UV-Vis-NIR spectrophotometer. Observations of the surface topology and topography of SnS films were carried out using a Philips XL 30 environmental scanning electron microscope (ESEM) with an energy dispersive X-ray (EDS) analysis attachment. The electrical resistivity and free carrier density were measured by a HMS 3000 Hall Effect Measurement System. The solar cell measurements were made using a simulated AM 1.5 spectrum set to 100 mW/cm 2 and the J-V measurements were made using a Keithely 4200 source meter. 
Results and Discussion

Properties of the SnS Films
The SnS films are uniform, fairly porous and brown in colour. For simplification, here just show one typical Sample. EDS analysis indicates that the layer is nearly stoichiometric with Sn = 48.31% and S = 51.69% (seen in Figure 2) . XRD patterns in Figure 3 reveal that the layer is polycrystalline SnS with a strong (111) . Figure 4 shows the optical transmittance of the SnS film in the wavelength range 400 -1400 nm. The sample shows a high absorption coefficient, with the α value higher than 10 4 cm −1 in the photon energy range from 1.4 to 3.2 eV. The optical energy band gap was determined to be 1.37 eV, according to the (αhν) 2 versus hν plot (seen in Figure 5 ). 
Characterization of SnS/CdS Heterojunctions
SnS/CdS heterojunctions were prepared as the process described above. We discussed the relationship of the thickness and annealing temperature of the CdS buffer layers with the performance of SnS/CdS heterojunctions. We fabricated four solar cell samples with different CdS thicknesses ranging from 0 to approximate 80 nm. In order to evaluate the solar cell performance, the SnS/CdS junctions with active areas of 0.8 cm 2 were illuminated with a general lighting condition of 4.6 mW/cm 2 . Figure 6 shows the I-V characterization of the devices with different thick CdS buffers under/without the illumination. Table 1 illustrates the parameters of the four solar cells with different CdS thicknesses. For different thicknesses, the fill factor value varied little, but the short circuit current and open circuit voltage changed much and the most appropriate thickness should be nearly 50 nm, between 43 nm (Cell-2) and 65 nm (Cell-3). The proper thickness of the CdS buffer layer contributed to lower the reverse dark current and improve the open circuit voltage. The reverse dark currents of the devices were also connected with different thick CdS buffers (seen in Figure 7) . The too thick CdS layer lowered the electrical properties due to the relative high resistance. According to the previous discussion, we fabricated another four samples with the optimum thickness (50 nm) of CdS buffer layers under different annealing temperatures. The parameters of four solar cells with different CdS annealing temperatures are shown in Table 2 . Figure 8 shows the I-V characterization of the devices with different CdS annealing temperatures under/without the illumination. The samples annealed in vacuum at 350˚C had the maximum of open circuit voltage and fill factor. The proper annealing temperature could decrease the defects of the CdS buffer layers and enhance the carrier transport properties. The higher annealing temperature could lead to the unacceptable mutual diffusions in the interfaces which lowered the electrical resistivity of the CdS buffer layer.
According to the most appropriate parameter of the thickness (50 nm) and annealing temperature (350˚C). The parameters of best device (sample cell-6) under AM 1.5 are shown in Table 3 . The best device had a conversion efficiency of 0.0025% under AM 1.5. Figure 9 shows the I-V characteristics of sample cell-6 under AM 1.5. The CdS/SnS heterojunction showed low J sc and conversion efficiency. The most significant problem is that the series resistance is too high in the device. The series resistance caused by the CdS buffer layer, decreased the photocurrent. The CdS/SnS junctions are considered to be of TYPE-II form of heterostructures and the conduction band offset (CBO) value is −0.4 eV [14] . This is largely due to the formation of a high barrier against photo-generated electrons (the desired optimal CBO in the range of 0 -0.4 eV) [15] . In addition, the SnS thin films were lack of densification, and the defects decreased the open-circuit voltage. Further research should be made to improve the densification of the SnS thin films and decrease the density of defects and recombination. Atomic layer deposition may be a substitute way for fabricating uniform and pin-hole free SnS films. There are some other materials (Zn(O,S), ZnMgO) could form the ideal type-I heterojunctions instead of CdS as buffer layers. They may have small positive CBO which is desirable to reduce interface recombination without any loss in photo-current collection.
Conclusion
The thermally evaporated SnS polycrystalline thin films were exclusively oriented along (111) direction. The I-V characteristic curves of SnS/CdS heterojunctions were related with the thickness and annealing temperature of CdS buffer layers. The optimum thickness and annealing temperature of CdS buffer layers were 50 nm and 350˚C, respectively. The efficiency was too low probably due to the excessive high series resistance. 
